Design Summary: "pe_5_2"

GDS Preview

Reviewer Name/ID:
Toggle Metrics Table

Full pe_5_2 Metrics

- units import_verilog0 convert_verilog0 syn0 floorplan0 place0 cts0 route0 write_gds0 write_data0
errors 0 --- 0 0 0 0 0 0 0
warnings 102 --- 3 40 41 39 39 0 39
drvs --- --- --- --- 0 0 0 --- 0
drcs --- --- --- --- --- --- 0 --- ---
unconstrained --- --- --- 64 64 64 64 --- 64
cellarea um^2 --- --- 46.117 47.370 51.584 51.584 51.584 --- 51.584
totalarea um^2 --- --- --- 112.587 112.587 112.587 112.587 --- 112.587
utilization % --- --- --- 42.075 45.817 45.817 45.817 --- 45.817
logicdepth --- --- --- 0 0 0 0 --- 0
peakpower mw --- --- --- 0.000 0.000 0.000 0.000 --- 0.000
leakagepower mw --- --- --- 0.000 0.000 0.000 0.000 --- 0.000
irdrop mv --- --- --- --- --- --- --- --- 0.003
holdpaths --- --- --- --- 0 0 0 --- 0
setuppaths --- --- --- --- 0 0 0 --- 0
macros --- --- --- 0 0 0 0 --- 0
cells --- --- 440 504 511 511 511 --- 511
registers --- --- --- 0 0 0 0 --- 0
buffers --- --- --- 31 31 31 31 --- 31
inverters --- --- --- 108 108 108 108 --- 108
pins --- --- 121 121 121 121 121 --- 121
nets --- --- 602 590 597 597 597 --- 597
vias --- --- --- --- --- --- 2903 --- ---
wirelength um --- --- --- --- --- --- 691.000 --- ---
memory B 237.656M 3.696G 141.984M 455.020M 1.938G 526.578M 1.466G 538.516M 549.867M
exetime s 02.390 03.129 03.009 04.740 07.940 05.330 13.890 03.370 19.379
tasktime s 02.837 03.402 06.987 05.783 09.212 06.171 14.730 05.066 20.137
totaltime s 02.837 06.239 13.227 19.010 28.223 34.395 49.125 55.239 01:10.310
Toggle Metrics Dropdowns

Metrics for pe_5_2 Tasks

Toggle import_verilog0 Metrics
errors warnings drvs drcs unconstrained cellarea totalarea utilization logicdepth peakpower leakagepower irdrop holdpaths setuppaths macros cells registers buffers inverters pins nets vias wirelength memory exetime tasktime totaltime
0 102 --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- 237.656MB 02.390s 02.837s 02.837s
Toggle convert_verilog0 Metrics
errors warnings drvs drcs unconstrained cellarea totalarea utilization logicdepth peakpower leakagepower irdrop holdpaths setuppaths macros cells registers buffers inverters pins nets vias wirelength memory exetime tasktime totaltime
--- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- 3.696GB 03.129s 03.402s 06.239s
Toggle syn0 Metrics
errors warnings drvs drcs unconstrained cellarea totalarea utilization logicdepth peakpower leakagepower irdrop holdpaths setuppaths macros cells registers buffers inverters pins nets vias wirelength memory exetime tasktime totaltime
0 3 --- --- --- 46.117um^2 --- --- --- --- --- --- --- --- --- 440 --- --- --- 121 602 --- --- 141.984MB 03.009s 06.987s 13.227s
Toggle floorplan0 Metrics
errors warnings drvs drcs unconstrained cellarea totalarea utilization logicdepth peakpower leakagepower irdrop holdpaths setuppaths macros cells registers buffers inverters pins nets vias wirelength memory exetime tasktime totaltime
0 40 --- --- 64 47.370um^2 112.587um^2 42.075% 0 0.000mw 0.000mw --- --- --- 0 504 0 31 108 121 590 --- --- 455.020MB 04.740s 05.783s 19.010s
Toggle place0 Metrics
errors warnings drvs drcs unconstrained cellarea totalarea utilization logicdepth peakpower leakagepower irdrop holdpaths setuppaths macros cells registers buffers inverters pins nets vias wirelength memory exetime tasktime totaltime
0 41 0 --- 64 51.584um^2 112.587um^2 45.817% 0 0.000mw 0.000mw --- 0 0 0 511 0 31 108 121 597 --- --- 1.938GB 07.940s 09.212s 28.223s
Toggle cts0 Metrics
errors warnings drvs drcs unconstrained cellarea totalarea utilization logicdepth peakpower leakagepower irdrop holdpaths setuppaths macros cells registers buffers inverters pins nets vias wirelength memory exetime tasktime totaltime
0 39 0 --- 64 51.584um^2 112.587um^2 45.817% 0 0.000mw 0.000mw --- 0 0 0 511 0 31 108 121 597 --- --- 526.578MB 05.330s 06.171s 34.395s
Toggle route0 Metrics
errors warnings drvs drcs unconstrained cellarea totalarea utilization logicdepth peakpower leakagepower irdrop holdpaths setuppaths macros cells registers buffers inverters pins nets vias wirelength memory exetime tasktime totaltime
0 39 0 0 64 51.584um^2 112.587um^2 45.817% 0 0.000mw 0.000mw --- 0 0 0 511 0 31 108 121 597 2903 691.000um 1.466GB 13.890s 14.730s 49.125s
Toggle write_gds0 Metrics
errors warnings drvs drcs unconstrained cellarea totalarea utilization logicdepth peakpower leakagepower irdrop holdpaths setuppaths macros cells registers buffers inverters pins nets vias wirelength memory exetime tasktime totaltime
0 0 --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- --- 538.516MB 03.370s 05.066s 55.239s
Toggle write_data0 Metrics
errors warnings drvs drcs unconstrained cellarea totalarea utilization logicdepth peakpower leakagepower irdrop holdpaths setuppaths macros cells registers buffers inverters pins nets vias wirelength memory exetime tasktime totaltime
0 39 0 --- 64 51.584um^2 112.587um^2 45.817% 0 0.000mw 0.000mw 0.003mv 0 0 0 511 0 31 108 121 597 --- --- 549.867MB 19.379s 20.137s 01:10.310s
Toggle Manifest Dropdown

Manifest